Skip to content

4.1 CPU Architecture

AS Level · 0 questions found

  • Von Neumann model and stored program concept
  • Special-purpose registers: PC, MDR, MAR, ACC, IX, CIR, Status Register
  • ALU, Control Unit, system clock, Immediate Access Store (IAS)
  • Address bus, data bus, control bus — data transfer between components
  • Performance factors: cores, bus width, clock speed, cache memory
  • Ports: USB, HDMI, VGA
  • Fetch-Execute cycle and register transfer notation
  • Interrupts: causes, ISR, when detected, how handled